DETAILED PROGRAM EPTC2023

	DAY 1: December 5, 2023 (Tuesday)					
08:00am - 5:00pm	Registration (Entrance to Grand Baallroom)					
Venue	Grand Ballroom					
08:30am - 09:00am		Opening 0	Ceremony			
09:00am - 09:45am		Keyn Advanced System Integ Douglas Y	ration Technology Trend 'u (TSMC)			
9:45am - 10:30am		Keyn Advanced Packages Enrich Chih Pun Hun				
10:30am - 11:00am		Coffee/Tea Break (G	rand Ballroom Foyer)			
11:00am - 12:30pm	Panelists: Ravi Mahajan (In	Panel Session 1 - Moderator: Zheng tel), Chih Pun Hung (ASE Group), Sun		ndarrajan (Applied Materials)		
Venue		Grand Ballı	oom Foyer			
12:30pm - 1:30pm		Lur	nch			
Venue			Ballroom			
1:30pm - 2:15pm		Will Advanced Packag Yang Pan (La	o te 3 ng Save Moore's Law? am Research)			
2:15pm - 3:00pm		Keyn 2.5D/3D Heterogeneous Integrat Radha Nagar				
3:00pm - 3:30pm		Coffee/Tea Break (G	rand Ballroom Foyer)			
3:30pm - 5:00pm	Pa Panellists: Samuel Goh (K&S), Grace O'M		rikalan (Broadcom)		ung)	
6:00pm - 8:00pm		VIP Dinner (by	invitation only) cember 6, 2023 (Wednesday)			
08:00am - 5:00pm			e to Grand Ballroom)			
Venue	Canary 1 / Canary 2	Oriole Oriole	Pelican	Kingfisher	Nightingale	
08:30am - 10:15am	PDC1 PDC5 PDC3 PDC3 Design-on-Simulation Technology for					
10:15am - 10:35am	Coffee/Tea Break					
10:35am - 12:00pm	PDC1 (cont'd) PDC5 (cont'd) PDC3 (cont'd) PDC4 (cont'd) PDC2 (cont'd)					
Venue		Grand E EPS Lu				
12:00pm - 1:30pm	EPS Pres	entations; Student Travel Grant Award		lecognition		
1:30pm - 2:15pm		Technol Challenges in the Analysis and Testi Mo Shakouri (I	ogy Talk ng of Advanced Packaging Systems			

2:20pm-3:50pm	Sponsors' and Exhibitors' Presentations							
3:50pm - 4:10pm			Coffee/Tea Break (G	Grand Ballroom Foyer)				
Venue	Canary 1	Canary 2	Oriole	Pelican	Kingfisher	Nightingale		
Chair	Karsten Meier	Hong Wan Ng	Alvin Lee	King Jien Chui	Desmond Y.R. Chong	Steffen Kroehnert		
4:10pm-5:30pm	A1. Antenna in Package	A2. Hybrid Bonding I	A3. Solder Materials and Processes	A4. Mechanical Simulation & Characterization I	A5. Smart Manufacturing and Equipment Technology	A6. TSV and Metallization		
4:10pm - 4:30pm	A1.1 (P168) Antenna-in-Package Electrical Research for Beyond SG application Lai, Chia-Chu; Lin, Sam; Shih, Teny; Kang, Andrew; Wang, Yu-Po Silliconware Precision Industries Co., Ltd, Taiwan	A2.1 (P118) High-density and high-throughput bonding technology for 3D integration Mao, Xingchao; Chen, Yulong; TU, King-Ning; Liu, Yingxia City University of HONGKONG, Hong Kong S.A.R. (China)	A3.1 (P155) The trend for low temperature solder (LTS) assembly Nishimura, Takatoshi; Akaiwa, Tetsuya; Sweatman, Keith Nihon Superior Co., Ltd., Japan	A4.1 (P105) The Phenomenon of Tunnel Structure Mold Flowability Experiment Result and Simulation Study Lo, Shih Kun; Su, Yi Hsun; Li, Zong Yuan; Chien, Tzu Chieh; Liu, Hui Chung; Lai, Lu Ming; Chen, Kuang Hsiung ASECL, Taiwan	AS.1 (P239) Post bonding Defect Analysis using Deep Learning Komatireddi, Rahul Reddy; Dangayach, Sachin; Cherikkallil, Rohith; Lianto, Prayudi Applied Materials, India	AG.1 (P348) Evaluation of C2W hybrid bonding performance with SiOZ/SiCN passivate layers at interface using finite element sim Tippabhotla, Sasi Kumar; Lin, Ji; Chong, Ser Choong Institute of Microelectronics, A*Star Research Entities, Singapore, Singapore		
4:30pm - 4:50pm	A.1.2 (P166) Characterization of FOWLP Antenna in Packages Sun, Mei; Lim, Teck Guan; Zhou, Lin Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore	direct hybrid bonding: impact of via on bonding integration Zhao, Guoqiang (1,2,3); Wang, Wenzhi (3);	Solder Bump Prevention Koey Poh Meng, Dominic; Ha, Khai Soon; Md Fadzil, Muhammad Fadzlan NXP Semiconductors, Malaysia	A.2 (P109) Numerical and Experimental Investigation of Package Warpage of Large Mold-First FOWLP Zhang, Xiaowu (1); Lim, Sharon P. S. (1); Lau, Boon Long (1); Han, Yong (1); Jong, Ming Chinq (1); Wang, Xiaobai (2); Liu, Songlin (2) 1: Institute of Microelectronics, A*STAR, Singapore; 2: Institute of Materials Research and Engineering, A*STAR, Singapore	AS.2 (P319) Efficient and Adaptive Semantic Segmentation of HBMs using Incremental Learning Chang, Richard (1); Wang, Jie (1); Thakur, Namrata (1); Li, Yurui (1); Chong, Ser Choon (2); Pahwa, Ramanpreet Singh (1) 1: Institute for Infocomm Research (I2R), A*STAR, 2: Institute of Microelectronics (IME), A*STAR	A6.2 (P358) Defect evolution during through- silicon via copper electroplating and methods for robust void-free filling Tran, Van Nhat Anh; Venkataraman, Nandini; Tao, Meng; Tseng, Ya-Ching; Wang, Xiangyu; Chui, KJ; Singh, Navab; Srinivasa Rao, Vempati Agency for Science, Technology, and Research- Institute of Microelectronics, Singapore	Interactive Presentations 1	
4:50pm - 5:10pm	A.1.3 (P294) E-Band LTCC Phased Array AiP for Automotive Applications Abdellatif, Ahmed Shehata (1); Zhai, Wenyao (1); Pothula, Hari Krishna (1); Wessel, David (1); Wang, Guangjian (2); Huang, Guolong (2); Shuai, Songlin (2) 1: Huawei Technologies, Canada; 2: Huawei Technologies, Chengdu Base	A2.3 (P227) Grain boundary analysis of Cu-Cu hybrid bonding using ACOM-TEM Fujimoto, Ryosuke; Yasuda, Mitsunobu; Tarumi, Nobuaki; Shinozaki, Yuko; Kawasaki, Naohiko; Otsuka, Yuji Toray Research Center, Inc., Japan	A3.3 (P328) Modifying of solder composition as MXT03 for high TC reliability on Cu-OSP Son, Jae Yeol (1,2); Lee, S.G (1); Lee, Y.W (1); Jumg, S.B (2) 1: MKE, Korea, Republic of (South Korea); 2: Sungkunkan university, Korea, Republic of (South Korea)	A.4.3 (P258) Identify critical packaging parameters impacting wafer warpage using FEA and statistical analysis Ji, Lin; Ng, Ng Yong Chyn Institute of Microelectronics Singapore, Singapore	AS.3 (P364) Study on Enhancing Flip-Chip Chip Scale Package (FCCSP) Reliability Testing using Deep Learning Assisted SAM Sukumaran Nair, Arya (1); Djuric-Rissner, Tatjana (1); hoffrogge, Peter (1); Koch, Matthias (1); Birki, Bugra (1); Ramos, Zyri (1); Wang, Rachel (1); Curratis, Peter (1); Ho, Hsien-Wei (2); Kuo, Chun-Liang (2); Ko, Chun-Yu (2); Yen, Justor (3) 1: PVA TePla Analytical Systems GmbH, Germany; 2: Advanced Semiconductor Engineering (ASE) Inc. Tailwan; 3: Challentech International Corp, Tailwan	A6.3 (P265) Wafer level fabrication of Embedded Silicon Microchannel on Heating Devices Lau, Boon Long; Ong, Javier; Au, Jason; Jong, Ming Chinq; Zhang, Xiaowu; Feng, Huicheng IME Astar, Singapore		
5:10pm - 5:30pm	A1.4 (P178) Design of 1THz band 4array on-chip one-sided directional antenna Kim, Ryeong; Ryo, Takigawa; Kanya, Haruichi Kyushu University, Japan	A2.4 (P232) RC delay mitigation for sub 700nm hybrid bonding pitch Lhostis, Sandrine (1); Ayoub, Bassel (1,2); Fremont, Helene (2); Moreau, Stephane (3); Mermoz, Sebastien (1); Deloffre, Emilie (1); Souchier, Emeline (1); Gusmão Cacho, Maria Gabriela (1); Aybeke, Ece (1); Lamontagne, Patrick (1); Rey, Christelle (1); Tournier, Arnaud (1) 1: STMicroelectronics, 850 rue Jean Monnet, F- 38926 Crolles Cedex, France; 2: IMS Laboratory, University of Bordeaux, UMR 5218, 33405 Talence, France; 3: Univ. Grenoble Alpes, CEA, LETI, 38000 Grenoble, France	for Cryogenic Packaging	A4.4 (P137) Impact of Wafer Pre-thin Thickness on Stealth Dicing Performance Lim, Dao Kun (1); Vempaty, Venkata Rama Satya Pradeep (2); Sim, Wen How (1); Singh, Harjashan Veer (3) 1: Micron Semiconductor Asia Operations Pte. Ltd., Singapore; 2: Micron Technology Inc., India; 3: Micron Memory Taiwan Co. Ltd., Taiwan	Solder Paste on 3D Circuit Carriers Using Machine Learning			
06:00pm - 09:00pm				et Dinner				
			DAY 3: D	ecember 7, 2023 (Thursday)				
Venue	Canary 1	Canary 2	Oriole	Pelican	Kingfisher	Nightingale		
							_	

Chair	Eric Phua Jian Rong	Ai Kiar Ang	Sungdong Kim	Siddarth Krishnan	Alfred Yeo	Yong Han
08:30am -09:00am	Invited Talk 1 3D Integrated Package for High Performance Computing Application (Yu-Po Wang, SPIL)	Invited Talk 2 Wafer-to-Wafer and Die-to-Wafer Hybrid Bonding for Advanced Interconnects (V. Dragoi EVG)	Invited Talk 3 Development of Novel Polymer Materials for Advanced Packaging (Takenori Fujiwara, Toray)	Invited Talk 4 The Era of Generative AI and Advanced Packaging (Chak Wing Kei, ASMPT)	Invited Talk 5 Al and Failure-Mechanics-Based Life Prediction for Electronic Systems (Pradeep Lall, Auburn Univ.)	Invited Talk 6 Forward-Looking Roadmap View to Enable Heterogeneous Integration in the Next 10 Years (Gamal Refai-Ahmen, AMD)
09:00am -10:00am	B1. Interconnects in Advanced Packaging	B2. Hybrid Bonding II	B3. Materials and Processing I	B4. Mechanical Simulation & Characterization II	B5. Solder Reliability	B6. Cooling Solutions for SiC
	B1.1 (P153) Challenges of Scaling Down High Power Performance Flip Chip Ball Grid Array (FCBGA) Package	B2.1 (P286) LAB (Laser Assisted Bond) bonding mechanism	B3.1 (P103) Development of micron-sized Ag-Si composite paste die attach material	B4.1 (P261) Mechanical Modelling and Analysis of CMOS Image Sensor Package	D5.1 (P182) Recycle Tin Lead-Free Solder Paste for Advanced Packaging	B6.1 (P341) Transient thermal characterization and analysis for next generation SiC power module
09:00am - 09:20am	Chan, Weng Hoong; Lakhera, Nishant; Uehling, Trent; Bharatham, Logendran; Shantharam, Sandeep; Mohd Sukemi, Azham	Kim, Gahyeon Amkor Technology Korea, Korea, Republic of (South Korea)	Chen, Chuantong (1); Liu, Yang (1); Li, Wangyun (1); Ueshima, Minoru (2); Nakayama, Koji (1); Suganuma, Katsuaki (1)	Lim, Teck Siang (1); Sukiman, Muhamad Shafiq (1); Nur Diana, Izzani Masdzarif (2); Solehah, Jasmee (2)	Audrey Long, Wee Seng; Pang, HuiShyan; Lo, Yee Ting; Jason Lim, Chze Min; Tan, Tze Qing; Kang, Sung Sig	Tang, Gong Yue; Ye, Yong Liang; Wai, Leong Ching; Han, Yong Institute of Microelectronics, Singapore
	NXP Semiconductor, Malaysia		1: Osaka university, Japan; 2: Daicel Corporation	1: ON Semiconductor (M) Sdn Bhd; 2: Universiti Teknikal Malaysia Melaka , UTeM	Heraeus Materials Singapore Pte. Ltd.,, Singapore	
	B1.2 (P259) Thermo-Mechanical performance of large body and small ball pitch Flip chip packages using higher layer count substrates with ENEPIG	B2.2 (P303) A New Evaluation Method of Bonding Strength using Atomic Force Microscopy	B3.2 (P339) Feasibility and Optimisation of Cu- Sintering under Nitrogen Atmosphere		B5.2 (P190) Reliability prediction and improvement of board-level thermal cycling test for molded FC BGA array	B6.2 (P162) Double-side Liquid Cooling Development for 6-in-1 SiC Power Module
09:20am - 09:40am	solder pad finish Ramasamy, Anandan (1); Singh, Inderjit (2); Ng, Ace (3); Maloney, Gerry (4); Low, Shin (5); Shao,	Shin, Donggap; Moon, Bumki; Lee, Yongin; Woo, Siwoong; Lee, Byungjoon; Rhee, Minwoo Samsung Electronics	Meyer, Jörg; Gierth, Karl Felix Wendelin; Meier, Karsten; Bock, Karlheinz Technische Universität Dresden, Institute of	Wu, Jiaqi (1); Lim, Teck Guan (1); Liow, Jason Tsung-Yang (2); Gourikutty, Sajay Bhuvanendran Nair (1)	Chen, Dao-Long (1); Chen, Tang-Yuan (1); Lai, Wei- Hong (1); Yin, Wei-Jie (1); Kuo, Chun-Liang (2); Ko, Chun-Yu (2); Cheng, Chi-Min (2)	Han, Yong; Tang, Gongyue Institute of Microelectronics, A*STAR, Singapore
	Alan (6) 1: AMD, Singapore; 2: AMD, San Jose; 3: AMD, Singapore; 4: AMD, San Jose; 5: AMD, San Jose; 6: AMD, San Jose		Electronic Packaging Technology, Germany	1: Institute of Microelectronics, A*STAR, Singapore; 2: Rain Tree Photonics Pte Ltd, Singapore	Product Characterization, Advanced Semiconductor Engineering, Inc., Taiwan; 2: Quality Assurance Laboratory, Advanced Semiconductor Engineering, Inc., Taiwan	
	B1.3 (P264) Back Side Metalization for Logic Application		B3.3 (P248) Investigation of Two-Stage Ag- Sintering Processes for the Die Attach of Power	B4.3 (P345) Mission Profile related Design for Reliability for Power Electronics based on Finite	B5.3 (P360) Insights into the Solder Non-wetting Failure due to Flux Inactivation and Degradation	B6.3 (P322) Excellent Reliability Organic Thermal Interface Materials for SiC Power Module
	Rettenmeier, Roland (1); Zoberbier, Ralph (1); Low, Stanley (2); Singaram, Suresh Kumar (3)		Devices	Element Simulation Albrecht, Jan (1,2); Horn, Tobias (1); Habenicht, Soenke (3); Rzepka, Sven (1,2)	Arellano, lan Harvey; Sia, Jonalyn	Fujiwara, Takenori (1); Sakabe, Yohei (2); Shimada, Akira (2)
09:40am - 10:00am	1: Evatec AG, Switzerland; 2: Evatec AG, Taiwan Branch; 3: Evatec SEA Pte Ltd		Weickmann, Johannes (1); Besendörfer, Kurt- Georg (2); Heuck, Nicolas (1) 1: Hamm-Lippstadt University of Applied Sciences, Germany, 2: Semikron-Danfoss, Nuremberg, Germany	1: Fraunhofer ENAS, Technologie-Campus 3, 09126 Chemnitz, Germany, 2: Technical University Chemnitz, Center for Microtechnologies, Reichenhainer Straße 70, 09126 Chemnitz, Germany; 3: Nexperia, Stresemannallee 101, 22529, Hamburg, Germany		1: Toray Singapore Research Center; 2: Toray Industries, Inc.
10:00am - 10:30am			0-#/T PI- (0	and Dellares Freeze		
Venue	Canary 1	Canary 2	Oriole Oriole	rand Ballroom Foyer) Pelican	Kingfisher	Nightingale
Chair	Yu-Po Wang	Sunmi Shin	Takenori Fujiwara	Prayudi Lianto	Pradeep Lall	Gamal Refai-Ahmen
10:30am -11:50am	C1. Hybrid Bonding in Advanced Packaging	C2. Wirebonding Processes	C3. Bonding Materials and Processes	C4. Mechanical Simulation & Characterization III	C5. Reliability I	C6. Thermal Management I
	C1.1 (P139) Edge Detection Algorithm for Blurred Alignment Marks in Hybrid Bonding	C2.1 (P124) Characteristics and Reliability of Al and Al-coated Cu Wires for High Power Applications	C3.1 (P289) Exploring Bond Strength for Advanced Chiplet with Hybrid Bonding	C4.1 (P125) Design Optimization to Boost Solder Joint Reliability Performance for SSD BGA Package	Ultra Thin PCBA by Systematic Novel Solutions	C6.1 (P368) Thermohydraulic Characteristics of a MEMS Heat Sinks: Zig-Zag Microchannels with Sidewall Ribs
10:30am - 10:50am	Sugiura, Takamasa (1); Nagatomo, Daisuke (1); Kajinami, Masato (1); Ueyama, Shinji (1); Tokumiya, Takahiro (1); Oh, Seungyeol (2); Ahn, Sungmin (2); Choi, Euisun (2); Woo, Siwoong (2); Lee, Hyunjin (2); Lee, Byungjoon (2); Rhee, Miirwoo Daniel (2)	Flauta, Randolph Estal (1); Funke, Hans-Juegen (2); Birkoben, Tom (2); Habenicht, Soenke (2); Liguda, Christian (2); Tai, King Man (1); Fan, Haibo (1); Yao, Pellun (4); Chen, Haibin (3)	Fuse, Junya; Iwata, Tomoya; Yoshihara, Yuki; Sano, Marie; Inoue, Fumihiro Yokohama national university, Japan	pan, ling (1); che, Fa Xing (1); yu, wei (1); ong, yeow chon (1); ng, hong wan (1); Tan, Kelvin Aik Boo (1); lum, Wen wei (1); Sinha, Koustav (2); chen, ting wen (3)	Republic of	Alnaimat, Fadi (1,2); Alnuaimi, Saeed (1,2); Mathew, Bobby (1,2) 1: United Arab Emirates University, Mech. Engineering Department, United Arab Emirates;
	Samsung Japan Corporation, Samsung Device Solutions R&D Japan; 2: Samsung Electronics Co., Ltd, Mechatronics Research	1: Nexperia Hong Kong, Hong Kong S.A.R.; 2: Nexperia Germany GmbH; 3: The Hong Kong University of Science and Technology, Hong Kong S.A.R.; 4: Hong Kong University of Science and Technology (Guangzhou), Guangzhou, P.R. China		Micron Semiconductor Asia Operations Pte. Ltd; 2: Micron Technology, Inc.; 3: Micron Memory Taiwan Co		2: United Arab Emirates University, National Water and Energy Center, United Arab Emirates
		<u>I</u>	<u> </u>	<u>I</u>		

	C1.2 (P144) Alignment Vision System for Hybrid	C2.2 (P135) Copper Alloy Wire Selection	C3.2 (P313) Plasma Modelling Framework on	C4.2 (P132) Investigation on Underfill Properties	C5.2 (P195) ACCEPTANCE CRITERIA FOR GOOD	C6.2 (P116) Experimental investigations on the
	Bonding in Advanced Packaging	Methodology for High Reliability Automotive IC	Dielectric Surfaces in Hybrid Bonding Technology		SOLDER JOINT RELIABILITY ON WAFER LEVEL	chip thermal coupling effect by embedded
		packages		SiP Package	CHIP SCALE PACKAGE (WLCSP) AT COMPONENT	manifold cooling
	Nagatomo, Daisuke (1); Sugiura, Takamasa (1);		Dag, Sefa (1); Jiang, Liu (1); Hung, Raymond (2);		LEVEL	
	Kajinami, Masato (1); Ueyama, Shinji (1); Tokumiya, Takahiro (1); Oh, Seungyeol (2); Ahn,	Fundan, Raquel Lacuesta; Renard, Loic; Orr, Geok Koon; Loo, Shei Meng	Lianto, Prayudi (2); An, Jinho (2); See, Gilbert (2); Ayyagari-Sangamalli, Buvna (1); Bazizi, El Mehdi	Che, Faxing (1); Ong, Yeow Chon (1); Pan, Ling (1); Yu, wei (1); Ng, Hong wan (1); Chen, Wren	Periasamy, Subashini; Supramaniam, Saraswathy;	Ye, Yuxin; Kong, Yanmei; Du, Xiangbin; Liu,
	Sungmin (2); Choi, Euisun (2); Woo, Siwoong (2);	Koon; Loo, Shel Meng	Ayyagari-Sangamaili, Buvna (1); Bazizi, El Mendi	(1); Yu, Wei (1); Ng, Hong Wan (1); Chen, Wren	Abdullah. Muhammad Nurhisham:	Ruiwen; yun, Snichang; Jia, Sniqi; Jiao, Binbin
0:50am - 11:10am	Lee, Hyunjin (2); Lee, Byungjoon (2); Rhee Daniel,	STMicroelectronics Pte. Ltd., Singapore		(2)	Balasupramaniam, Selvakumar	The Institute of Microelectronics of the Chinese
	Minwoo (2)	Готоров Стана Стан	1: Applied Materials, United States of America; 2:	1: Micron Semiconductor Asia Operations Pte.		Academy of Sciences, China, People's Republic of
			Applied Materials, Singapore	Ltd, Singapore; 2: Micron Memory Taiwan Co	Nexperia, Malaysia	
	1: Samsung Japan Corporation, Samsung Device					
	Solutions R&D Japan; 2: Samsung Electronics Co., Ltd., Mechatronics Research					
	Ltd., Mechatronics Research					
	C1.3 (P355) Reliability Assessment of 2.5D	C2.3 (P236) Insulated, Passivated & Adhesively-	C3.3 (P354) Polymer Dielectric Materials	C4.3 (P140) Copper/Molding Compound	C5.3 (P149) Integration of Artificial Neural	C6.3 (P148) High Thermal Solution for 3D
	Module using Chip to Wafer Hybrid Bonding	Promoted Bond Wire using Al2O3 Coating	Evaluation for Hybrid Bonding Applications	Interfacial Delamination	Network and Finite Element Simulation for	Integration Package
	Chong, Ser Choong; Jason Au, Keng Yuen; Vasarla	Park Sociac	Vasarla, Nagendra Sekhar (1); Takenori, Fujiwara	Positto Marco (1): Zalaffi Samuolo (1):	Package Warpage Prediction	Chen, Ching Chia; Kao, Nicholas; Lin, Shane; Li,
	Nagendra, Sekhar; Ismael, Cereno Daniel; Mishra,	raik, 300jae	(2); Hitoshi, Araki (2); Yu, Shoji (2); Masaya, Jukei		Panigrahy, Sunil Kumar (1); Che, Fa Xing (2); Ong,	Yung Ta
1:10am - 11:30am	Dileep; Vempati, Srinivasa Rao	OxWires Co., Ltd., Korea, Republic of (South	(2); Kota, Nomura (2); Mishra, Dileep Kumar (1);	Stefano (2)	Yeow Chon (2); Nune, Prasad Nagavenkata (1);	
Julii 11.Judiii		Korea)	Chong, Ser Choong (1); Vempati, Srinivasa Rao		Ng, Hong Wan (2)	Siliconware Precision Industries Co., Ltd., Taiwan
	Institute of Microelectronics, Singapore		(1)	1: STMicroelectronics, Italy; 2: Politecnico di		
			1: Institute of Microelectronics, A*STAR,	Milano, Italy	1: Micron Technology Operations India LLP, India;	
	1	1	Singapore; 2: Toray Industries, Inc. Japan		Micron Semiconductor Asia Operations Pte. Ltd. 990, Bendemeer Road, Singapore	
	C1.4 (P316) Optimization of CMP process for direct wafer to wafer oxide bonding	C2.4 (P350) Moisture- and Saline-induced Degradation of Silver Wire and Silver Aluminum	C3.4 (P333) High-speed Optical Detection of Chipping Defects in a Die Bonder	C4.4 (P142) Effect of Underfill on Substrate Trace Crack under PTC	C5.4 (P172) Capacitive-based wire bonding defects detection method for integrated circuit	C6.4 (P235) Impact of High Temperature Storage for Prolonged Duration on Cu Leadframe Materia
	uneet water to water oxide boliding	Bond Integrity	Chipping Defects in a Die bolider	COCK WINES FIC	package in strip form	Properties for Automotive Applications
	JI, Hongmiao; Cheemalamarri, Hemanth Kumar;		Ackerl, Norbert; Wiedmer, Andreas; Zeng,	Yu, Wei (1); Pan, Ling (1); Tan, Kelvin (1); Che, Fa		
	CHI, Ting-Ta; LIM, Hui-ting; TEO, Wei-Jie; NEO,	Arellano, Ian Harvey; Sia, Jonalyn	Guodong; Forooghifar, Farnaz		Qiu, Tie (1); Khoo, Leslie (2); Tan, Joseph (1); Loo,	Zhu, Xintong; Rajoo, Ranjan; Yip, Kim Hong; Ang,
1:30am - 11:50am	Siang-Kiat; LI, Hong-Yu; CHEN, Gim-Guan;			Fan, Richard (2)	Amy (1)	Poh Chuan; Nistala, Ramesh Rao; Mo, Zhi Qiang
	Venkataraman, Nandini; LEE, Wen	STMicroelectronics, Inc., Philippines	Besi Switzerland AG, Hinterbergstrasse 32a, 6312	1: Micron Semiconductor Asia Operations,	A. Kanalaha Tarbardarian Girananan Girananan 2	Clabelfoundeles Classes
	Institute of Microelectronics (IME), A*STAR,		Steinhausen, Switzerland	Singapore; 2: Micron Memory Taiwan Co., Ltd,	1: Keysight Technologies Singapore, Singapore; 2: STMicroelectonics	Globallouliuries, singapore
	Singapore			Taichung city, Taiwan	5 Time defectiones	
Venue			Grand E	Ballroom		
				uncheon		
2:00pm -1:30pm				Exhibition Appreciation Ceremony		
<u> </u>			EPTC Highlights; Sponsorship/ E	exhibition Appreciation Ceremony Ditors' Presentations		
1:30pm-3:00pm	Capany 1	Canany 2	EPTC Highlights; Sponsorship/ E Sponsors' and Exhil	pitors' Presentations	Kingfishor	Nightingale
<u> </u>	Canary 1	Canary 2	EPTC Highlights; Sponsorship/ E		Kingfisher	Nightingale
1:30pm-3:00pm	Canary 1	Canary 2	EPTC Highlights; Sponsorship/ E Sponsors' and Exhil	pitors' Presentations		Nightingale
1:30pm-3:00pm Venue	Canary 1	Canary 2	EPTC Highlights; Sponsorship/ E Sponsors' and Exhil	pitors' Presentations Pelican		Nightingale
1:30pm-3:00pm Venue 1:30pm-3:00pm	Canary 1	Canary 2 Canary 2	EPTC Highlights; Sponsorship/ E Sponsors' and Exhil Oriole Oriole	Pelican Region 10 Chapter Chairs' Meeting		Nightingale
1:30pm-3:00pm Venue 1:30pm-3:00pm	Canary 1 Roger Quon	Canary 2 Jing Xu	EPTC Highlights; Sponsorship/ E Sponsors' and Exhil Oriole Oriole Raymond Hung	Pelican Region 10 Chapter Chairs' Meeting Pelican Toni Mattila	Kingfisher Amulya Athayde	Nightingale Yongbo Yang
1:30pm-3:00pm Venue 1:30pm-3:00pm Venue Chair	Canary 1	Canary 2	EPTC Highlights; Sponsorship/ E Sponsors' and Exhil Oriole Oriole	Pelican Region 10 Chapter Chairs' Meeting Pelican Pelican Toni Mattila D4. Mechanical Simulation &	Kingfisher	Nightingale Yongbo Yang D6. Advanced Optoelectronics and
Venue 1:30pm-3:00pm Venue	Canary 1 Roger Quon	Canary 2 Jing Xu	EPTC Highlights; Sponsorship/ E Sponsors' and Exhil Oriole Oriole Raymond Hung	Pelican Region 10 Chapter Chairs' Meeting Pelican Toni Mattila	Kingfisher Amulya Athayde	Nightingale Yongbo Yang
1:30pm-3:00pm Venue 1:30pm-3:00pm Venue Chair	Canary 1 Roger Quon D1. 2.5D/3D Packaging Technologies	Canary 2 Jing Xu D2. Bumping Techonlogies I	Sponsors' and Exhil Oriole Oriole Raymond Hung D3. Materials and Processing II	Pelican Region 10 Chapter Chairs' Meeting Pelican Toni Mattila D4. Mechanical Simulation & Characterization IV	Kingfisher Amulya Athayde	Nightingale Yongbo Yang D6. Advanced Optoelectronics and Displays I
1:30pm-3:00pm Venue 1:30pm-3:00pm Venue Chair	Canary 1 Roger Quon	Canary 2 Jing Xu	EPTC Highlights; Sponsorship/ E Sponsors' and Exhil Oriole Oriole Raymond Hung	Pelican Region 10 Chapter Chairs' Meeting Pelican Toni Mattila D4. Mechanical Simulation & Characterization IV	Kingfisher Amulya Athayde D5. Emerging Technologies	Nightingale Yongbo Yang D6. Advanced Optoelectronics and
1:30pm-3:00pm Venue 1:30pm-3:00pm Venue Chair	Canary 1 Roger Quon D1. 2.5D/3D Packaging Technologies D1.1 (P309) Packaging strategies for Photonic and Electronic chips on a Glass substrate	Canary 2 Jing Xu D2. Bumping Techonlogies I D2.1 (P106) low-temperature solder for low-carbon emitting process	Sponsors' and Exhil Oriole Oriole Raymond Hung D3. Materials and Processing II D3.1 (P344) Warpage Behaviour of Different Fanout Chip First Wafers	Pelican Region 10 Chapter Chairs' Meeting Pelican Toni Mattila D4. Mechanical Simulation & Characterization IV D4.1 (P196) Hard bond pad plastic deformation	Kingfisher Amulya Athayde D5. Emerging Technologies D5.1 (P158) Flexible ICs Developed by	Nightingale Yongbo Yang D6. Advanced Optoelectronics and Displays I D6.1 (P128) Solutions for Process Challenges on
1:30pm-3:00pm Venue 1:30pm-3:00pm Venue Chair	Canary 1 Roger Quon D1. 2.5D/3D Packaging Technologies D1.1 (P309) Packaging strategies for Photonic and Electronic chips on a Glass substrate Bernson, Robert (1); Wakeel, Saif (1); Gupta,	Canary 2 Jing Xu D2. Bumping Techonlogies I D2.1 (P106) low-temperature solder for low-carbon emitting process Wang, Yi-Wun; Liang, Hua-Tui; Tseng, Tzu-Ting;	Sponsors' and Exhil Oriole Oriole Raymond Hung D3. Materials and Processing II D3.1 (P344) Warpage Behaviour of Different Fan-	Pelican Region 10 Chapter Chairs' Meeting Pelican Toni Mattila D4. Mechanical Simulation & Characterization IV D4.1 (P196) Hard bond pad plastic deformation study for adhesion estimation by 3D FEM modelling of wire bonding process	Kingfisher Amulya Athayde D5. Emerging Technologies D5.1 (P158) Flexible ICs Developed by Transferring FDSOI CMOS FETS on Plastic Substrate for CMOS Image Sensors	Nightingale Yongbo Yang D6. Advanced Optoelectronics and Displays I D6.1 (P128) Solutions for Process Challenges on Fan-Out Wafer Level Packaging of Electronic- Photonic Integration
Venue Venue Venue Venue Chair	Canary 1 Roger Quon D1. 2.5D/3D Packaging Technologies D1.1 (P309) Packaging strategies for Photonic and Electronic chips on a Glass substrate Bernson, Robert (1); Wakeel, Saif (1); Gupta, Parnika (1); Ranno, Luigi (2); Weninger, Drew (2);	Canary 2 Jing Xu D2. Bumping Techonlogies I D2.1 (P106) low-temperature solder for low-carbon emitting process Wang, Yi-Wun; Liang, Hua-Tui; Tseng, Tzu-Ting;	Sponsors' and Exhil Oriole Oriole Raymond Hung D3. Materials and Processing II D3.1 (P344) Warpage Behaviour of Different Fanout Chip First Wafers Sanchez, Debbie-Claire	Pelican Region 10 Chapter Chairs' Meeting Pelican Toni Mattila D4. Mechanical Simulation & Characterization IV D4.1 (P196) Hard bond pad plastic deformation study for adhesion estimation by 3D FEM modelling of wire bonding process guarino, lucrezia; caglio, carolina; villa, riccardo;	Kingfisher Amulya Athayde D5. Emerging Technologies D5.1 (P158) Flexible ICs Developed by Transferring FDSOI CMOS FETs on Plastic	Nightingale Yongbo Yang D6. Advanced Optoelectronics and Displays I D6.1 (P128) Solutions for Process Challenges on Fan-Out Wafer Level Packaging of Electronic- Photonic Integration Chia, Lai Yee; Bhuvanendran Nair Gourikutty,
1:30pm-3:00pm Venue 1:30pm-3:00pm Venue Chair	Canary 1 Roger Quon D1. 2.5D/3D Packaging Technologies D1.1 (P309) Packaging strategies for Photonic and Electronic chips on a Glass substrate Bernson, Robert (1); Wakeel, Saif (1); Gupta, Parnika (1); Ranno, Luigi (2); Weninger, Drew (2); Agarwal, Anuradha (2); Serna, Samuel (3); Hu,	Canary 2 Jing Xu D2. Bumping Techonlogies I D2.1 (P106) low-temperature solder for low-carbon emitting process Wang, Yi-Wun; Liang, Hua-Tui; Tseng, Tzu-Ting; Wu, Guo-Wei	Sponsors' and Exhil Oriole Oriole Raymond Hung D3. Materials and Processing II D3.1 (P344) Warpage Behaviour of Different Fanout Chip First Wafers	Pelican Region 10 Chapter Chairs' Meeting Pelican Toni Mattila D4. Mechanical Simulation & Characterization IV D4.1 (P196) Hard bond pad plastic deformation study for adhesion estimation by 3D FEM modelling of wire bonding process	Kingfisher Amulya Athayde D5. Emerging Technologies D5.1 (P158) Flexible ICs Developed by Transferring FDSOI CMOS FETS on Plastic Substrate for CMOS Image Sensors Goto, Masahide; Imura, Shigeyuki; Sato, Hiroto	Nightingale Yongbo Yang D6. Advanced Optoelectronics and Displays I D6.1 (P128) Solutions for Process Challenges on Fan-Out Wafer Level Packaging of Electronic- Photonic Integration
1:30pm-3:00pm	Canary 1 Roger Quon D1. 2.5D/3D Packaging Technologies D1.1 (P309) Packaging strategies for Photonic and Electronic chips on a Glass substrate Bernson, Robert (1); Wakeel, Saif (1); Gupta, Parnika (1); Ranno, Luigi (2); Weninger, Drew (2); Agarwal, Anuradha (2); Serna, Samuel (3); Hu, Jujeun (2); Gradkowski, Kamill (1); Kimerling,	Canary 2 Jing Xu D2. Bumping Techonlogies I D2.1 (P106) low-temperature solder for low-carbon emitting process Wang, Yi-Wun; Liang, Hua-Tui; Tseng, Tzu-Ting;	Sponsors' and Exhil Oriole Oriole Raymond Hung D3. Materials and Processing II D3.1 (P344) Warpage Behaviour of Different Fanout Chip First Wafers Sanchez, Debbie-Claire	Pelican Region 10 Chapter Chairs' Meeting Pelican Toni Mattila D4. Mechanical Simulation & Characterization IV D4.1 (P196) Hard bond pad plastic deformation study for adhesion estimation by 3D FEM modelling of wire bonding process guarino, lucrezia; caglio, carolina; villa, riccardo; carasi, beatrice; passagrilli, carlo; cecchetto, luca	Kingfisher Amulya Athayde D5. Emerging Technologies D5.1 (P158) Flexible ICs Developed by Transferring FDSOI CMOS FETs on Plastic Substrate for CMOS Image Sensors Goto, Masahide; Imura, Shigeyuki; Sato, Hiroto NHK Science & Technology Research Laboratories,	Nightingale Yongbo Yang D6. Advanced Optoelectronics and Displays I D6.1 (P128) Solutions for Process Challenges on Fan-Out Wafer Level Packaging of Electronic- Photonic Integration Chia, Lai Yee; Bhuvanendran Nair Gourikutty, Sajay; Ho, Soon Wee
1:30pm-3:00pm Venue 1:30pm-3:00pm Venue Chair	Canary 1 Roger Quon D1. 2.5D/3D Packaging Technologies D1.1 (P309) Packaging strategies for Photonic and Electronic chips on a Glass substrate Bernson, Robert (1); Wakeel, Saif (1); Gupta, Parnika (1); Ranno, Luigi (2); Weninger, Drew (2); Agarwal, Anuradha (2); Serna, Samuel (3); Hu,	Canary 2 Jing Xu D2. Bumping Techonlogies I D2.1 (P106) low-temperature solder for low-carbon emitting process Wang, Yi-Wun; Liang, Hua-Tui; Tseng, Tzu-Ting; Wu, Guo-Wei	Sponsors' and Exhil Oriole Oriole Raymond Hung D3. Materials and Processing II D3.1 (P344) Warpage Behaviour of Different Fanout Chip First Wafers Sanchez, Debbie-Claire	Pelican Region 10 Chapter Chairs' Meeting Pelican Toni Mattila D4. Mechanical Simulation & Characterization IV D4.1 (P196) Hard bond pad plastic deformation study for adhesion estimation by 3D FEM modelling of wire bonding process guarino, lucrezia; caglio, carolina; villa, riccardo;	Kingfisher Amulya Athayde D5. Emerging Technologies D5.1 (P158) Flexible ICs Developed by Transferring FDSOI CMOS FETS on Plastic Substrate for CMOS Image Sensors Goto, Masahide; Imura, Shigeyuki; Sato, Hiroto	Nightingale Yongbo Yang D6. Advanced Optoelectronics and Displays I D6.1 (P128) Solutions for Process Challenges on Fan-Out Wafer Level Packaging of Electronic- Photonic Integration Chia, Lai Yee; Bhuvanendran Nair Gourikutty,
1:30pm-3:00pm	Canary 1 Roger Quon D1. 2.5D/3D Packaging Technologies D1.1 (P309) Packaging strategies for Photonic and Electronic chips on a Glass substrate Bernson, Robert (1); Wakeel, Saif (1); Gupta, Parnika (1); Ranno, Luigi (2); Weninger, Drew (2); Agarwal, Anuradha (2); Serna, Samuel (3); Hu, Juejun (2); Gradkowski, Kamill (1); Kimerling, Lionel (2); O' Brien, Peter (1) 1: Tyndall National Institute, University College	Canary 2 Jing Xu D2. Bumping Techonlogies I D2.1 (P106) low-temperature solder for low-carbon emitting process Wang, Yi-Wun; Liang, Hua-Tui; Tseng, Tzu-Ting; Wu, Guo-Wei	Sponsors' and Exhil Oriole Oriole Raymond Hung D3. Materials and Processing II D3.1 (P344) Warpage Behaviour of Different Fanout Chip First Wafers Sanchez, Debbie-Claire	Pelican Region 10 Chapter Chairs' Meeting Pelican Toni Mattila D4. Mechanical Simulation & Characterization IV D4.1 (P196) Hard bond pad plastic deformation study for adhesion estimation by 3D FEM modelling of wire bonding process guarino, lucrezia; caglio, carolina; villa, riccardo; carasi, beatrice; passagrilli, carlo; cecchetto, luca	Kingfisher Amulya Athayde D5. Emerging Technologies D5.1 (P158) Flexible ICs Developed by Transferring FDSOI CMOS FETs on Plastic Substrate for CMOS Image Sensors Goto, Masahide; Imura, Shigeyuki; Sato, Hiroto NHK Science & Technology Research Laboratories,	Nightingale Yongbo Yang D6. Advanced Optoelectronics and Displays I D6.1 (P128) Solutions for Process Challenges on Fan-Out Wafer Level Packaging of Electronic- Photonic Integration Chia, Lai Yee; Bhuvanendran Nair Gourikutty, Sajay; Ho, Soon Wee
1:30pm-3:00pm	Canary 1 Roger Quon D1. 2.5D/3D Packaging Technologies D1.1 (P309) Packaging strategies for Photonic and Electronic chips on a Glass substrate Bernson, Robert (1); Wakeel, Saif (1); Gupta, Parnika (1); Ranno, Luigi (2); Weninger, Drew (2); Agarwal, Anuradha (2); Serna, Samuel (3); Hu, Juejun (2); Gradkowski, Kamil (1); Kimerling, Lilonel (2); O' Brien, Peter (1) 1: Tyndall National Institute, University College Cork, Ireland; 2: Massachusetts Institute of	Canary 2 Jing Xu D2. Bumping Techonlogies I D2.1 (P106) low-temperature solder for low-carbon emitting process Wang, Yi-Wun; Liang, Hua-Tui; Tseng, Tzu-Ting; Wu, Guo-Wei	Sponsors' and Exhil Oriole Oriole Raymond Hung D3. Materials and Processing II D3.1 (P344) Warpage Behaviour of Different Fanout Chip First Wafers Sanchez, Debbie-Claire	Pelican Region 10 Chapter Chairs' Meeting Pelican Toni Mattila D4. Mechanical Simulation & Characterization IV D4.1 (P196) Hard bond pad plastic deformation study for adhesion estimation by 3D FEM modelling of wire bonding process guarino, lucrezia; caglio, carolina; villa, riccardo; carasi, beatrice; passagrilli, carlo; cecchetto, luca	Kingfisher Amulya Athayde D5. Emerging Technologies D5.1 (P158) Flexible ICs Developed by Transferring FDSOI CMOS FETs on Plastic Substrate for CMOS Image Sensors Goto, Masahide; Imura, Shigeyuki; Sato, Hiroto NHK Science & Technology Research Laboratories,	Nightingale Yongbo Yang D6. Advanced Optoelectronics and Displays I D6.1 (P128) Solutions for Process Challenges on Fan-Out Wafer Level Packaging of Electronic- Photonic Integration Chia, Lai Yee; Bhuvanendran Nair Gourikutty, Sajay; Ho, Soon Wee
1:30pm-3:00pm Venue 1:30pm-3:00pm Venue Chair 3:00pm -4:00pm	Canary 1 Roger Quon D1. 2.5D/3D Packaging Technologies D1.1 (P309) Packaging strategies for Photonic and Electronic chips on a Glass substrate Bernson, Robert (1); Wakeel, Saif (1); Gupta, Parnika (1); Ranno, Luigi (2); Weninger, Drew (2); Agarwal, Anuradha (2); Sema, Samuel (3); Hu, Juejun (2); Gradkowski, Kamil (1); Kimerling, Lionel (2); O' Brien, Peter (1) 1: Tyndall National Institute, University College Cork, Ireland; 2: Massachusetts institute of Technology, Cambridge, MA, USA; 3: Bridgewater	Canary 2 Jing Xu D2. Bumping Techonlogies I D2.1 (P106) low-temperature solder for low-carbon emitting process Wang, Yi-Wun; Liang, Hua-Tui; Tseng, Tzu-Ting; Wu, Guo-Wei	Sponsors' and Exhil Oriole Oriole Raymond Hung D3. Materials and Processing II D3.1 (P344) Warpage Behaviour of Different Fanout Chip First Wafers Sanchez, Debbie-Claire	Pelican Region 10 Chapter Chairs' Meeting Pelican Toni Mattila D4. Mechanical Simulation & Characterization IV D4.1 (P196) Hard bond pad plastic deformation study for adhesion estimation by 3D FEM modelling of wire bonding process guarino, lucrezia; caglio, carolina; villa, riccardo; carasi, beatrice; passagrilli, carlo; cecchetto, luca	Kingfisher Amulya Athayde D5. Emerging Technologies D5.1 (P158) Flexible ICs Developed by Transferring FDSOI CMOS FETs on Plastic Substrate for CMOS Image Sensors Goto, Masahide; Imura, Shigeyuki; Sato, Hiroto NHK Science & Technology Research Laboratories,	Nightingale Yongbo Yang D6. Advanced Optoelectronics and Displays I D6.1 (P128) Solutions for Process Challenges on Fan-Out Wafer Level Packaging of Electronic- Photonic Integration Chia, Lai Yee; Bhuvanendran Nair Gourikutty, Sajay; Ho, Soon Wee
1:30pm-3:00pm Venue 1:30pm-3:00pm Venue Chair 3:00pm -4:00pm	Canary 1 Roger Quon D1. 2.5D/3D Packaging Technologies D1.1 (P309) Packaging strategies for Photonic and Electronic chips on a Glass substrate Bernson, Robert (1); Wakeel, Saif (1); Gupta, Parnika (1); Ranno, Luigi (2); Weninger, Drew (2); Agarwal, Anuradha (2); Serna, Samuel (3); Hu, Juejun (2); Gradkowski, Kamil (1); Kimerling, Lilonel (2); O' Brien, Peter (1) 1: Tyndall National Institute, University College Cork, Ireland; 2: Massachusetts Institute of	Canary 2 Jing Xu D2. Bumping Techonlogies I D2.1 (P106) low-temperature solder for low-carbon emitting process Wang, Yi-Wun; Liang, Hua-Tui; Tseng, Tzu-Ting; Wu, Guo-Wei	Sponsors' and Exhil Oriole Oriole Raymond Hung D3. Materials and Processing II D3.1 (P344) Warpage Behaviour of Different Fanout Chip First Wafers Sanchez, Debbie-Claire	Pelican Region 10 Chapter Chairs' Meeting Pelican Toni Mattila D4. Mechanical Simulation & Characterization IV D4.1 (P196) Hard bond pad plastic deformation study for adhesion estimation by 3D FEM modelling of wire bonding process guarino, lucrezia; caglio, carolina; villa, riccardo; carasi, beatrice; passagrilli, carlo; cecchetto, luca	Kingfisher Amulya Athayde D5. Emerging Technologies D5.1 (P158) Flexible ICs Developed by Transferring FDSOI CMOS FETs on Plastic Substrate for CMOS Image Sensors Goto, Masahide; Imura, Shigeyuki; Sato, Hiroto NHK Science & Technology Research Laboratories,	Nightingale Yongbo Yang D6. Advanced Optoelectronics and Displays I D6.1 (P128) Solutions for Process Challenges on Fan-Out Wafer Level Packaging of Electronic- Photonic Integration Chia, Lai Yee; Bhuvanendran Nair Gourikutty, Sajay; Ho, Soon Wee

3:20pm - 3:40pm	Format Sandstrom, Clifford (1); Talain, Erick (1); San Jose, Benedict (1); Fang, Jen-Kuang (2); Yang, Ping-Feng (2); Huang, Sheng-Feng (2); Shen, Ping-Ching (2) 1: Deca Technologies, United States of America; 2: ASE Technology, Talwan	Superconductivity as Solder Material for Cryogenic Packaging Ng, Yong Chyn (1); Li, Hongyu (1); Binte Jaafar, Norhanani (1); Goh, Kuan Eng Johnson (2,3,4); Huang, Ding (2); Lau, Chit Siong (2); Lee, Rainer Cheow Siong (2); Chui, King-Jien (1) 1: Institute of Microelectronics (IME), Agency for Science Technology and Research (A*STAR); 2: Institute of Materials Research and Engineering (IMRE), Agency for Science Technology and Research (A*STAR); 3: Department of Physics, National University of Singapore (NUS); 4: Division of Physics and Applied Physics, School of Physical And Mathematical Sciences, Nanyang Technological University (NTU)	D3.2 (P197) A Novel Approach to Enhance the High-Reliability of Solder Joints through Pneumatic Reflow Technology Su, Huan Ping; Hsu, Ming Hua; Chen, Chih Hsiung; Horng, Auger Ableprint Technology Co. Ltd., Taiwan	Interconnects Albrecht, Oliver; Höhne, Robert D. J.; Barkur, Dharshan; Meier, Karsten; Bock, Karlheinz Technische Universität Dresden, Insitute of Electronic Packaging Technology, Dresden, Germany	Integration on Si Substrate for Ion trap-based Quantum Processors Li, Hongyu (1); Liu, Clarence Liu Huihong (2); Jaafar, Norhanani Jaafar (1); Ahmadi, Morteza Ahmadi (2); Mishra, Dileep (1); Chun, Goh Chun Kiat Simon (1); Zhou, YanYan (1); Mukherjee, Manas (2,3); Chui, King Jien (1) 1: IME, Singapore; 2: CQT/NUS, Singaproe; 3: IMRE, Singapore	D6.2 (P133) Design and Fabrication of a Test Board assembly for a Silicon Photonics LiDAR Device Shaw, Mark (1); Fincato, Antonio (1); Maggi, Luca (1); Caltabiano, Daniele (1); Carastro, Filippo (1); Rotta, Davide (2); Serrano Rodrigo, Aina (2); Chiesa, Marco (2); Bajoni, Daniele (3); Gallii, Matteo (3); Gianini, Linda (3,4); Diotti, Paolo (1) 1: STMicroelectronics Srl, Italy; 2: Camgraphic Srl; 3: University of Pavia; 4: Univ. Grenoble Alpes, CEA-LETI, 38054 Grenoble, France
3:40pm - 4:00pm	D1.3 (P331) BoW Die to Die interface implementation: An open standardized interface for future Electronics Ahmed, Maudood; Heinig, Andy; Kadam, Sneha; Navilipuri, LavaKumar Fraunhofer Institute for Integrated Circuits IIS Division Engineering of Adaptive Systems EAS, Germany	D2.3 (P126) Effect of Reflow on Solder Joint in Low Temperature SnBi Solder Paste Balasubramanian, Senthil Kumar; Chiong, Kenny; Sutiono, Sylvia; Sarangapani, Murali; Lo, Miewwan; Zhang, HanWen; SungSig, Kang Heraeus Materials Singapore Pte Ltd, Singapore	D3.3 (P204) High Thermal EMC Solution Applied in Thin FCCSP Su, Pin-Jing; Hung, Liang-Yih; Chen, Carl; Wang, Yu-Po SPIL, Taiwan	single crystal superalloy revealed by nanoindentation Shen, Ziyi; Su, Yutai; Long, Xu	Structure - VHAS Sahoo, Akanksha Micron, India	D6.3 (P362) Laser cavity electric connection line with SnAg solder for laser flip chip bonding Chi, Ting Ta; Li, Zhenyu; Lim, Huiting Serene; Yoo, Jae Ok; Yu, Haitao; Sundaram, Arvind; Xu, Feng; Chong, Ser Choong; Lee, Wen Institute of Microelectronics, A*STAR (Agency for Science, Technology and Research), Singapore
4:00pm - 4:20pm				rand Ballroom Foyer)		
Chair	Hayoung Chung	Andy Yong	Piotr Mackowiak	Seungbae Park	Yi-Wun Wang	Vempati Srinivasa Rao
4:20pm-5:40pm	E1. Advanced Packaging Technologies I	E2. Hybrid Bonding III	E3. Processes for Emerging Devices	E4. Mechanical Simulation & Characterization V	E5. Failture Analysis I	E6. Packaging Technologies and Solutions I
	E1.1 (P157) 2-D MODELLING OF FAN-OUT PANEL LEVEL PACKAGE AND ITS WARPAGE SUPPRESSION SOLUTION	E2.1 (P318) Polymer Based Dual Damascene Process for Fine Pitch RDL Advanced Packaging	E3.1 (P213) Patterned Fabry-Perot Filter Fabrication on Transparent wafer in 200mm CMOS fab	Analysis via Experiments in conjunction with	E5.1 (P208) Electromigration Study of Cu Pillar Interconnects in FC QFN Packaging under High Power devices	E6.1 (P169) Artificial intelligence aided design for heterogeneous integration system in display
4:20pm - 4:40pm	Singh, Shivendra Pratap; Pancham, Padmanabh Pundrikaksha; Lo, Cheng-Yao National Tsing Hua University, Taiwan E1.2 (P295) Development of Large RDL Interposer	Hsiao, Hsiang Yao (1); Ley, Ryan (2); Suo, Peng (2); Yong, Andy Chang Bum (2) 1: Institute of Microelectronics / Agency for Science, Technology and Research, Singapore; 2: Packaging Process Integration, Applied Packaging Development Center, Applied Materials, Inc.	Yoo, Tae Jin; Geelen, Bert; Tack, Klaas; Tezcan, Deniz Sabuncuoglu imec, Belgium E3.2 (P219) Development of Thick Sc0.2AI0.8N	Yen Zhi (1); Chang, Yao Jung (1) 1: NXP Semiconductors, Taiwan; 2: NXP Semiconductors, TX, USA	Bo (1); Lin, Yung-Sheng (1); Liang, Chien-Lung (2) 1: Advanced Semiconductor Engineering, Taiwan; 2: National Taiwan University of Science and Technology, Taiwan	Huang, sixin (1); Zhou, Ziqing (2); Gao, Jiaying (2); Long, Haohui (2); Li, Jianhui (2) 1: Huawei Technologies Co., Ltd, China, People's Republic of; 2: Huawei Device Co., Ltd, China, People's Republic of

5:00pm - 5:20pm	E1.3 (P314) Method of Triple Thin Film RDL Layers on 2.2D Substrate Chen, Er-Hao (1); Hu, Dyi-Chung (1); Lee, Jeffrey ChangBing (2) 1: SiPlus Co., Ltd., Taiwan; 2: iST-integrated Service Technology Inc., Taiwan	E2.3 (P352) Evaluation of Low Temperature Inorganic Dielectric Materials for Hybrid Bonding Applications Mishra, Dileep Kumar; Vasarla, Nagendra Sekhar; Chong, Ser Choong; Bhesetti, Chandra Rao; Chui, King Jien; Vempati, Srinivasa Rao Institute of Microelectronics (IME), Agency for Science, Technology and Research (A*STAR), Singapore	E3.3 (P252) Systematic study of direct laser fabricated graphene resistor on FCCL Hong, Priscilla (1); Goh, Zhen Ke (1); Qi, Xiaoying (2); Wan, Kebao (1) 1: DSBJ Pte. Ltd; 2: SIMTech, ASTAR, Singapore	E4.3 (P160) Temperature-dependent creep characterization of lead-free solder alloys using nanoindentation Dudash, Viktor (1,2); Machani, Kashi Vishwanath (2); Meier, Karsten (1); Geisler, Holm (2); Mueller, Maik (1):Kuechenmeister, Frank (2); Wieland, Marcel (2); Bock, Karlheinz (1) 1: Institute of Electronic Packaging Technology, Technische Universität Dresden, Germany; 2: GlobalFoundries Dresden, Germany	E5.3 (P102) Flip Chip CSP Package Integrity and Reliability Evaluation Liu, Jinmei NXP, China, People's Republic of	E6.3 (P367) Research on technology and isothermal aging of double sided module convex interconnect Qiu, Yiou; Chen, Huapeng; Wu, Ping; Qian, Xin; Wang, Liancheng; Zhu, Wenhui Central South University, China, People's Republic of China
5:20pm - 5:40pm	E1.4 (P356) Assembly Process Characterization of 3D Stacking of Heterogeneous Chiplets Lim, Sharon Pei Siang; Lau, Boon Long; Chai, Tai Chong; Ye, Yong Liang Insitute of Microelevtronics, Singapore	E2.4 (P365) Room Temperature Plasma-Enhanced Niobium-Niobium Wafer Bonding for 3D Integration of Superconducting Interconnects for Quantum Processing Goh, Simon (1); Hemanth Kumar, Cheemalamarri Hemanth Kumar (1); Hu, Liangxing (2); Woon, Shervonne (1); Jaafar, Norhanani (1); Huang, Ding (3); Lau, Chit Siong (3); Kumar Karuppannan, Senthil (3); Li, Hongyu (1); Tan, Chuan Seng (1,2); Chui, King-Jien (1) 1: Institute of Microelectronics, Singapore; 2: Nanyang Technological University, Singapore; 3: Institute of Materials Research and Engineering, Singapore	Chip Bonding Methods for CMOS-MEMS Compatibility Yeo, Yi Xuan; Wai, Eva Leong Ching; Chen, Daniel Ssu-Han; Chong, Ser Choong			E6.4 (P101) Reliability Assessment of Gripper Socket Under Post-Silicon Validation Conditions Al-Momani, Emad (1); Harb, Shadi (2) 1: Al Hussein Technical University, Jordan; 2: Intel Corporation, United States of America
Venue	Company 4	0.777712	Oriole	December 8, 2023 (Friday) Pelican	Via effek en	Nightigaala
Chair	Canary 1 Yan Feng Zhang	Canary 2 Chuantong Chen	Ranjan Rajoo	Chee Ping Lee	Kingfisher Jessica Song	Nightingale Haruichi Kanaya
08:30am -09:00am	Invited Talk 7	Invited Talk 8	Invited Talk 9 Signal and Power Integraity	Invited Talk 10	Invited Talk 11	Invited Talk 12
	New Innovation of Heterogeneous Integration in AI and ML Era (Jin Yang, Samsung) F1. Advanced Packaging	Fluxless Bonding for Higher Density & Bandwidth Packaging (Steve Ng, KnS) F2. Interconnection Technologies I	Performance of CoWoS-R in Chiplet Integration Applications (Chuei-Tang Wang, TSMC) F3. Materials for Packaging	Fan-out Wafer Level Packaging Solutions for mmWave applications (Tanja Braun, Fraunhofer IZM) F4. Assembly and Manufacturing	Modeling and Characterization of Single Grain Solder Micro Bumps in Advanced Packaging (Jeffrey Suhling, Auburn Univ.) F5. Mechanical Simulation & Characteristics VI	Die-to-Wafer Hybrid Bonding to Address Next-Gen Electronics Packaging Challenges (Avi Shantaram, Applied Materials) F6. Materials and Processing III
09:00am -10:00am	Integration in Al and ML Era (Jin Yang, Samsung)	& Bandwidth Packaging (Steve Ng, KnS)	Performance of CoWoS-R in Chiplet Integration Applications (Chuei-Tang Wang, TSMC)	Solutions for mmWave applications (Tanja Braun, Fraunhofer IZM)	Single Grain Solder Micro Bumps in Advanced Packaging (Jeffrey Suhling, Auburn Univ.)	Address Next-Gen Electronics Packaging Challenges (Avi Shantaram, Applied Materials)
09:00am -10:00am	Integration in AI and ML Era (Jin Yang, Samsung) F1. Advanced Packaging	& Bandwidth Packaging (Steve Ng, KnS)	Performance of CoWoS-R in Chiplet Integration Applications (Chuei-Tang Wang, TSMC) F3. Materials for Packaging F3.1 (P112) The Development of a Non-Conductive Die Attach Film for High-Reliability Applications Bai, Jie (1); Do, Phuong (1); Kwak, Daniel (1);	Solutions for mmWave applications (Tanja Braun, Fraunhofer IZM) F4. Assembly and Manufacturing Technology I F4.1 (P376) Opto-Mechanical System design for characterizing multiple channel free space optical interconnect components Penumaka, Shushil Kumar; Mattur,	Single Grain Solder Micro Bumps in Advanced Packaging (Jeffrey Suhling, Auburn Univ.) F5. Mechanical Simulation & Characterization VI F5.1 (P170) TSV wafer warpage simulation by machine learning-based anisotropic equivalent modeling method	Address Next-Gen Electronics Packaging Challenges (Avi Shantaram, Applied Materials)
	Integration in AI and ML Era (Jin Yang, Samsung) F1. Advanced Packaging Technologies II F1.1 (P386) Study on board-level reliability of passive components on ultra-high density PCB assemblies	& Bandwidth Packaging (Steve Ng, KnS) F2. Interconnection Technologies I F2.1 (P161) Microstructural and mechanical analysis of Cu/Sn/Cu microbump by doping Ni and Zn into Cu substrate	Performance of CoWoS-R in Chiplet Integration Applications (Chuei-Tang Wang, TSMC) F3. Materials for Packaging F3.1 (P112) The Development of a Non-Conductive Die Attach Film for High-Reliability Applications	Solutions for mmWave applications (Tanja Braun, Fraunhofer IZM) F4. Assembly and Manufacturing Technology I F4.1 (P376) Opto-Mechanical System design for characterizing multiple channel free space optical interconnect components Penumaka, Shushil Kumar; Mattur, Chandramohan Raghuveer; Pamidigantam,	Single Grain Solder Micro Bumps in Advanced Packaging (Jeffrey Suhling, Auburn Univ.) F5. Mechanical Simulation & Characterization VI F5.1 (P170) TSV wafer warpage simulation by machine learning-based anisotropic equivalent modeling method	Address Next-Gen Electronics Packaging Challenges (Avi Shantaram, Applied Materials) F6. Materials and Processing III F6.1 (P1384) Characterizing Sub-micron 3D Defects from Intact Advanced Packages to Wafers Level Packaging using a Suite of Novel 3D X-ray Tools at Down to 0.3 µm Spatial

1.1 1.1 1.2	F						1	-
## No. 15 (1996) 1996 (1996) 1				for IR Voltage Drop Reduction in Automotive			storage devices with large capacity by package	
Course C			Nur Dianalzzani, Masdzarif; Hoo, Kok Inn; Wang,	Sharma, Ajay Kumar; Kumari, Aanchal; Bhooshan,				
Content 10 Cont	09:40am - 10:00am					STMicroelectronics, Malta	Huawei Technologies Co., Ltd	
Care		or came	on sem, wataysia	TVAL Selficonductors pve tee, maia	Republic of			
Care	10.00							
Company Comp		Conony 1	Capany 2		, ,	Kingfishor	Nightingala	
10.30 cm - 11.50 cm								
		,			G4. Assembly and Manufacturing	, , ,		
March Marc	10.30aiii - 11.30aiii				l echnology II			
			Refining Grain Size with Ni doping in Cu/Sn-3.0Ag		collective die to wafer hybrid bonding	Microbump During Electromigration	Through Si Interposer (TSI) with 5-layer Frontside	
10.30mm 10.50mm 10.5				Kaguchi, Yosuke; Funai, Kanako; Onozeki, Hitoshi;	(1); Sleicher, Filip (2); Walsby, Edward (2);	Yao, Yifan (1); An, Yuxuan (2); Tu, King-Ning (1,2,3); Liu, Yingxia (2)	Tseng, Ya-Ching; Chui, King-Jien	
Subscript Street Stre	10:30am - 10:50am	Huazhong Univeisity of Science and Technology,	chao, chen-sung; chen, zi-xu; bun, jenq-Gong	iwasnita, kenichi	(1) seyer, Geraid (1); Beyne, Eric	1: Department of Materials Science and	Institute of Microelectronics Agency for Science,	
10.50pm - 11.10pm - 11.30pm 13.10pm 13.10p	10.30am - 10.30am		National Tsing Hua University, Taiwan	Resonac Corporation., Japan	1: IMEC, Belgium; 2: KLA, UK	Kong S.A.R. (China); 2: Department of Systems	Technology and Research (A*STAR), Singapore	
for two-plane liquid coding of 10 to 3s a 10 coding of the plane (10 to 3s a) 10 coding of the plane						Kong S.A.R. (China); 3: Department of Electrical Engineering, City University of Hong Kong, Hong		
printing		G1.2 (P122) Development of crossflow manifold	G2.2 (P181) Laser Direct Structuring (LDS) for	G3.2 (P163) Process development, microstructure	G4.2 (P281) Cu and barrier CMP process	G5.2 (P249) Failure Mode Evaluation of QFP	G6.2 (P127) Through glass vias fabrication using	
Page Marchine Tang, Giognace, Traing, Riser, Surface, Surfac			enhanced QFN package				ultrasonic machining and electroless deposition	
First, Butter, Plang, Karden, Plang, Karden, Plang, Karden, Variello, Butter, Plang, Karden, Plang, Plang, Kar		printing	Catalano, Guendalina; Cecchetto, Luca; Sanna,	graphene from polyimide	µm pitch for Wafer-to-wafer HB	Vibrations	Pawar, Karan; Pandey, Harsh; Dixit, Pradeep	
10.50am - 11:10am - 11:0am - 11:0am - 11:50am						Shimamura, Nozomi	Indian Institute of Technology Combay India	Fresentations 3
A*STAR, Singapore A*STAR, Singa			Dano		venkataraman, Nandini, Lee, Wen; Singh, Navab	Yokohama National University, Japan	indian institute of Technology Bornbay, India	
A*57AA, Singapore Centre / Agency for Secure, Singapore 6379AB; Singapore (Institute of Manufacturing Technology / Agency (Institute of Manufacturing Technology & Agency (Institute) Institute of Manufacturing Agency (Institute) Ins	10:50am - 11:10am	Li, Hongying; Le, Duc Vinh; Lou, Jing	STMicroelctronics, Italy	1: Advanced Remanufacturing and Technology				
Compared to the companies of the compa		A*STAR, Singapore		Centre / Agency for Science, Technology and				
Compared Principacing Collision (Compared Principacing Collision (Compared Principacing Collision) (Collision) (Compared Principacing Collision) (Collision)								
G.3 (P278) Design of liquid cooling cold plate for wheeler EV Companies destrict traction module on two heelers EV Companies of the comp				for Science, Technology and Research, Singapore				
Migh performance electric traction module on two-leaflerege for Die-to-Wafer assembly using wheeler EV White Bonding Type wheeler EV He, Bin (1); Saha, Jaydeep (2); Tang, Gongyue (1); Winter, Maik Die you faith and the proof of parts of parts of the proof of parts		G1.2 (P279) Decign of liquid cooling cold plate for	G2.2 (D2AA) Eine Bitch Integration (<e and<="" th="" um)=""><th></th><th>G4.2 (D227) Effect of Scribe Line Metal Layout on</th><th>GE 2 (D206) Lock in Thormography judgment for</th><th>GC 2 (D2ED) DE Modelling of for Through SiC Vice</th><th></th></e>		G4.2 (D227) Effect of Scribe Line Metal Layout on	GE 2 (D206) Lock in Thormography judgment for	GC 2 (D2ED) DE Modelling of for Through SiC Vice	
He, Bin (1): Saha, Jaydeep (2): Tang, Gongyue (1): Dubey, Vilas; Wünsch, Dirk; Gottfried, Knut; Winer, Malk 11:10am - 11:30am		high performance electric traction module on two	Challenges for Die-to-Wafer assembly using			short/leakage/high resistance defects in		
He, Bin (1); Saha, Jaydeep (2); Tang, Gongwe (1); Dev, Wikas; Winsch, Dirk; Gottfried, Knut; Wemer, Maik Wemer, Ma		wheeler EV	Hybrid Bonding	Yamashita Shigeyuki Kohashi Rikiya Sato Soki	Devices	advanced Fan-Out packages	Mackowiak Piotr (1): Köszegi Julia-Marie (1):	
1: Institute of Microelectronics (IME), Agency for Science, Technology & Research (A*75RA), Singapore 2: Department of Electrical & Computer Engineering (ECE), National University of Singapore (NUS) 1: Faunhofer ENAS, Germany 2: Onsemil, United States of America; 2: Onsemil, Philippines 1: Onsemil, United States of America; 2: Onsemil, Philippines 1: Onsemil, United States of America; 2: Onsemil, Philippines 1: Onsemil, United States of America; 2: Onsemil, Philippines 1: Computer Engineering (ECE), National University of Singapore (NUS) 3: Faunhofer ENAS, Germany 3: Faunhofer ENAS, Germany 3: Faunhofer ENAS, Germany 4: Faunhofer ENAS, Germany 5: Faunhofer ENAS, Germany 6: GA4 (P321) A Board Level Vibration Test Method God, Faunhofer Engineering, Taivan, Completing to Electronic Industry Application 6: GA4 (P321) A Board Level Vibration Test Method God, Faunhofer ENAS, Germany 6: GA4 (P321) A Board					Gambino, Jeff (1); Barbosa, Ronald (2)	Lin, Yu-Ting		
11:30am - 11:50am 11:30am - 11:50am Venue Canary 1 / Canary 2 Oriole Philippines Philippines Philippines Philippines Sine, percent of Science, Texthouse, Philippines Sine, percent of Electronic Industry Application Inviersity of Saer (P237) A Board Level Vibration Test Method G6.4 (P221) Evolution of Nano-notches on the Universität Berlin, Germany Sa.4 (P377) A Board Level Vibration Test Method G6.4 (P221) Evolution of Nano-notches on the University Description of Mano-notches on the University Parameters effect on Laser Splash Performance in DFL7361 Stealth Dicing Tools University Application Sa.4 (P377) A Board Level Vibration Test Method G6.4 (P221) Evolution of Nano-notches on the Sandling for Advanced Heterogeneous Integration Parameters effect on Laser Splash Performance in DFL7361 Stealth Dicing Tools University Application In Parameters effect on Laser Splash Performance in DFL7361 Stealth Dicing Tools University Application In Parameters effect on Laser Splash Performance in DFL7361 Stealth Dicing Tools University Application In Parameters effect on Laser Splash Performance in DFL7361 Stealth Dicing Tools University Application In Parameters effect on Laser Splash Performance in DFL7361 Stealth Dicing Tools University Application In Parameters effect on Laser Splash Performance in DFL7361 Stealth Dicing Tools University Application In Parameters effect on Laser Splash Performance in DFL7361 Stealth Dicing Tools University Application In Parameters effect on Laser Splash Performance in DFL7361 Stealth Dicing Tools University Application	11:10am - 11:30am	Panda, Sanjib Kumar (2)	Wiemer, Maik	Lintec Corporation, Japan	1: Onsemi United States of America: 2: Onsemi	Advanced Semiconductor Engineering Taiwan	(2)	
Singapore; 2: Department of Electrical & Computer Engineering (ECE), National University of Singapore (NUS) G.1.4 (P225) Immediate thermal performance evaluation of the power module structures under real operating conditions Additive Manufacturing (1): Liu, Wei (2): Muraoka, Galuto (1): Yu, Qiang (1): Hiraoka, Galu			Fraunhofer ENAS, Germany			Autoriced Serinconductor Engineering, Furnam		
Computer Engineering (ECE), National University of Singapore (NUS) G1.4 (P225) Immediate thermal performance evaluation of the power module structures under real operating conditions Sudo, Tomoya (1); Hiravika, Gakuto (1); Yu, Qiang (1); Hiravika, Gakuto (1); Yu, Qiang (1); Hiravika, Gakuto (1); Yu, Qiang (1); Hiravika, Garany 1 (Canary 2) Venue Canary 1 / Canary 2 Venue Canary 1 / Canary 2 Computer Engineering (ECE), National University of Singapore (NUS) G3.4 (P327) A Conceptional Study towards of G3.4 (P347) A Conceptional Study towards Parameters effect on Laser Splash Performance in P17361 Stealth Dicing Tools B63.4 (P343) Comparative Analysis of Laser Parameters effect on Laser Splash Performance in P17361 Stealth Dicing Tools G64 (P343) Comparative Analysis of Laser Parameters effect on Laser Splash Performance in P17361 Stealth Dicing Tools B63.4 (P347) A Board Level Vibration Test Method of SEC (P347) A Board Level Vibration of Nano-notches on the Bonding for Advanced Heterogeneous Integration Parameters effect on Laser Splash Performance in P17361 Stealth Dicing Tools B65.4 (P347) A Board Level Vibration Test Method of SEC (P347) A Board Level Vibration of Nano-notches on the Parameters effect on Laser Splash Performance in P17361 Stealth Dicing Tools B65.4 (P347) A Board Level Vibration of Nano-notches on the Parameters effect on Laser Splash Performance in P17361 Stealth Dicing Tools B65.4 (P347) A Board Level Vibration of Nano-notches on the Parameters effect on Laser Splash Performance in P17361 Stealth Dicing Tools B65.4 (P347) A Board Level Vibration Test Method of Section (Industry Application in P17361 Stealth Dicing Tools B65.4 (P347) A Board Level Vibration Test Method of Section (Industry Application in P17361 Stealth Dicing Tools B65.4 (P347) A Board Level Vibration Test Method of Section (Industry Application in P17361 Stealth Dicing Tools B65.4 (P343) Comparative Analysis of Laser Baraneters effect on Laser Splash Performance in P17361 Stealth Dicing Tools B65.1 (P347)							Universität Berlin, Germany	
G2.4 (P307) A Conceptional Study towards cevaluation of the power module structures under real operating conditions 11:30am - 11:50am G2.4 (P307) A Conceptional Study towards beveloping a Novel Copper Top-Side-Interconnection in Power Electronics using Additive Manufacturing G3.4 (Invited Talk) Die to Wafer (D2W) Hybrid Bonding for Advanced Heterogeneous Integration in DFL7361 Steath Dicing Tools G3.4 (P317) A Board Level Vibration Test Method for Electronic Industry Application G6.4 (P211) Evolution of Nano-notches on the Surface of SiC with Different Crystal Forms during Cutting in the Water Environment In DFL7361 Steath Dicing Tools G6.4 (P317) A Board Level Vibration Test Method for Electronic Industry Application G6.4 (P211) Evolution of Nano-notches on the Surface of SiC with Different Crystal Forms during Cutting in the Water Environment In DFL7361 Steath Dicing Tools G6.4 (P317) A Board Level Vibration Test Method for Electronic Industry Application G6.4 (P211) Evolution of Nano-notches on the Surface of SiC with Different Crystal Forms during Cutting in the Water Environment Lee, Jeffrey ChangBing (1); Xie, Dongji (2); Khidarov, Valeriv (3) Cockel, Manuela; Sippel, Marcel; Franke, Jörg Cockel, Manuela; Sippel, Marcel; Fran								
evaluation of the power module structures under real operating conditions 11:30am - 11:50am 11:30am - 1:20pm Venue Venue Canary 1 / Canary 2 Canary 1 / Canary 2 Oriole Venue Oriole		• • • •	G2.4 (P307) A Conceptional Study towards	G3.4 (Invited Talk) Die to Wafer (D2W) Hybrid	G4.4 (P343) Comparative Analysis of Laser	G5.4 (P317) A Board Level Vibration Test Method	G6.4 (P221) Evolution of Nano-notches on the	
Additive Manufacturing Ockel, Manuela; Sippel, Marcel; Franke, Jörg I; Yokohama National University, Japan; 2: ZF Japan Co, Ltd, Japan Venue Canary 1 / Canary 2 Oriole Venue Venue Canary 1 / Canary 2 Oriole Venue Canary 1 / Canary 2 Oriole Pelican Kingfisher Lee, Jeffrey ChangBing (1); Xie, Dongji (2); Khaldarov, Valeirly (3) Lee, Jeffrey ChangBing (1); Xie, Dongji (2); Khaldarov, Valeirly (3) Lee, Jeffrey ChangBing (1); Xie, Dongji (2); Khaldarov, Valeirly (3) List - Integrated Service Technology Inc., Taiwan; 2: Nidia Corporation; 3: ASONIKA, LLC Nidia Corporation; 3: ASONIKA, LLC Venue Windia Carporation; 3: ASONIKA, LLC Venue Venue Kindidarov, Valeirly (3) List - Integrated Service Technology Inc., Taiwan; 2: Nidia Corporation; 3: ASONIKA, LLC Venue Windia Corporation; 3: ASONIKA, LLC Venue Windia Carporation; 3: ASONIKA, LLC Venue Windia Corporation; 3: ASONIKA, LLC Venue Windia Corporation; 3: ASONIKA, LLC Venue Kindia Corporation; 3: ASONIKA, LLC Venue Venue Kindia Corporation; 3: ASONIKA, LLC Venue Segreta Ballroom foyer Buffet lunchin foyer Venue Kindia Corporation; 3: ASONIKA, LLC Venue Venue Kindia Corporation; 3: ASONIKA, LLC Nicia Corporation; 3: ASONIKA, LLC Nicia Corporation; 3: ASONIKA, LLC Nicia Corporation; 3: ASO		evaluation of the power module structures under	Developing a Novel Copper Top-Side-		Parameters effect on Laser Splash Performance		Surface of SiC with Different Crystal Forms	
11:30am - 11:50am (1); Liu, Wei (2); Muraoka, Mitsutoshi (2); Komatsu, Yuji (2) Schel, Manuela; Sippel, Marcel; Franke, Jörg Friedrich-Alexander-University Erlangen-Nuremberg, Germany Venue Canary 1 / Canary 2 Grand Ballroom foyer 11:50am - 1:20pm Young Professionals' Event (12:10pm - 1:20 pm) Venue Canary 1 / Canary 2 Oriole Pelican Kingfisher				Jonathan Abdilla		Lee, Jeffrey ChangBing (1); Xie, Dongji (2);		
Venue Canary 1 / Canary 2 Grand Ballroom foyer 11:50am - 1:20pm Young Professionals' Event (12:10pm - 1:20 pm) Venue Canary 1 / Canary 2 Oriole Pelican Kingfisher	11:30am - 11:50am		Ockal Manuala: Sinnal Marcal: Eranka 1879	RECI			Zhou, Yuqi; Lv, Weishan; Zhu, Fulong	
1: Yokohama National University, Japan; 2: ZF Japan Co., Ltd., Japan Nuremberg, Germany Micron Semiconductor Asia Pte Ltd, Singapore Venue Canary 1 / Canary 2 Grand Ballroom foyer 11:50am - 1:20pm Young Professionals' Event (12:10pm - 1:20 pm) Venue Canary 1 / Canary 2 Oriole Pelican Kingfisher				DES.				
11:50am - 1:20pm Young Professionals' Event (12:10pm - 1:20 pm) Buffet lunch in foyer Venue Canary 1 / Canary 2 Oriole Pelican Kingfisher					Micron Semiconductor Asia Pte Ltd, Singapore	2: Nvidia Corporation; 3: ASONIKA, LLC	China, People's Republic of	
Venue Canary 1 / Canary 2 Oriole Pelican Kingfisher	Venue	Canary 1	/ Canary 2		Grand Ball	room foyer		
	11:50am - 1:20pm				Buffet lun	ch in foyer		
	Venue	Canary 1	/ Canary 2	Oriole	Pelican	Kingfisher		1
							1	

1.40pm - 1.40pm 1.20pm - 1.20pm 1.20pm - 2.20pm 1.20pm	1:20pm -2:40pm	HIR workshop	H3. Materials and Processing V	H4. Electrical Simulations & Characterization I	H5. Packaging Technologies & Solutions II
Makes, John Claure, Group, Attenue, Builder, Park S. (Deep Management Andreas) Makes and American Makes and				Design and Characterization of DDR5 Data Strobe	
1.40 pm - 2.20 pm Mobile by Botton Chemical Management	1:20pm - 1:40pm		Franco	Park, Shinyoung (1); Arjun Huddar, Vinod (2)	(1); Ramachandran, Premkumar (1); Michael, Bernard Raj (1); Gunasekaran, Munisshwaran (1);
1.40pm - 2.00pm	200		Daetec LLC, United States of America		Nagadeven (2); Baharom, Muhammad Afiq (2)
Ultra-Nor-YE (Disto Currier and Rood Premover) Broading of Exemption (Section of Local World and larged) to Equality in Expension (Section of Local World and Larged) to Expension (Section of Congress World (Section of Local World (Section of Local World and Larged) to Expension (Section of Larged) to Expens		1:20 pm - 1:25 pm Welcome & Agenda Review by William (Bill) Chen and Mahajan			·
2-00pm - 2-20pm 2-0pm - 2-20pm 2		1:25 pm - 2:00 pm Keynote Address by Choon Khoon Lim, Senior VP, ASM Pacific	Ultra-low-TTV Glass Carrier and Novel	variation of trace width and length to Equalise	material patterning on the high frequency planer
2.00 pm - 2.10 pm 168 Briefing by William Chen 2.00 pm - 2.10 pm 168 Briefing by William Chen 2.00 pm - 2.10 pm 168 Briefing by William Chen 2.00 pm - 2.10 pm 168 Briefing by William Chen 2.00 pm - 2.10 pm 168 Briefing by William Chen 2.00 pm - 2.10 pm 168 Briefing by William Chen 2.00 pm - 2.10 pm 2.00 pm - 2.00 pm	1:40pm - 2:00pm				
2.00 pm - 2.10 pm 2.00 pm - 2.10 pm 2.00 pm - 2.10 pm 2.00 pm - 2.20 pm 2.00 p			Corning Incorporated, United States of America		FUJIFILM Corporation, Japan
2:00 pm - 2:10 pm Hilk Briefing by William Chen Sar Fafe Pict Diptic with Agenium on Clop Text Clop Chair Management Plant Signal and Alignment Success Sar Fafe Pict Diptic with Agenium on Clop Text Clop Chair Clap Chair				H4.3 (P215) Design of Four-Way Multiplexer with	H5.3 (P340) Assembly of Thin Micro-Chiplets
2:00pm - 2:20pm 2:10 pm - 2:20 pm 20-30 & interconnect by Ravi Mahajan 2:0 (Singh, Navaba 2:0 (Singh, Nava			Alignment Mark Signal and Alignment Success	Integrated Lumped Elements for Qubit	using Laser-Induced Forward Transfer
A*STAR - Institute of Microelectronics (IME), Singapore Agency for Science, Technology and Research, Singapore Adaptive for Science, Technology and Research, Singapore Agency for Science, Technology and Research and Science for Science, Technology and Scie	2:00pm - 2:20pm				
2:20 pm - 2:40 pm 2:20 pm - 2:30 pm 3:20 pm - 2:40 pm 3:00 pm - 3:20 pm 3:00 pm - 3:00 pm 3:00 pm - 3:					
2:20 pm - 2:30 pm Mobile by Bonson Chan 2:30 pm - 2:40 pm Mobile by Bonson Chan 2:30 pm - 2:40 pm Modelling & Simulation by Chris Balley 2:40 pm - 2:40 pm Modelling & Simulation by Chris Balley 2:40 pm - 2:40 pm Modelling & Simulation by Chris Balley 2:40 pm - 3:00 pm - 3:20 pm Modelling & Simulation by Chris Balley 2:40 pm - 3:00 pm - 3:20 pm Modelling & Simulation by Chris Balley 3:00 pm - 3:20 pm Modelling & Simulation by Chris Balley 3:00 pm - 3:20 pm Modelling & Simulation by Chris Balley 3:00 pm - 3:20 pm Modelling & Simulation by Chris Balley 3:00 pm - 3:20 pm Modelling & Simulation by Chris Balley 3:00 pm - 3:20 pm Modelling & Simulation by Chris Balley 3:00 pm - 3:20 pm Modelling & Simulation by Chris Balley 3:00 pm - 3:20 pm Modelling & Simulation by Chris Balley 3:00 pm - 3:20 pm Modelling & Simulation by Chris Balley 3:00 pm - 3:20 pm Modelling & Simulation by Chris Balley 3:00 pm - 3:20 pm Modelling & Simulation by Corposition Modelling & Simulation by Corposition Modelling & Simulation Processing VI 3:00 pm - 3:20 pm Modelling & Simulation by Chris Balley 3:00 pm - 3:20 pm Modelling & Simulation by Chris Balley 3:00 pm - 3:20 pm Modelling & Simulation by Chris Balley 3:00 pm - 3:20 pm Modelling & Simulation by Chris Balley 3:00 pm - 3:20 pm Modelling & Simulation by Chris Balley 3:00 pm - 3:20 pm Modelling & Simulation by Chris Balley 3:00 pm - 3:20 pm Modelling & Simulation by Chris Balley 3:00 pm - 3:20 pm Modelling & Simulation by Chris Modelling & Simulation Processing VI 3:00 pm - 3:20 pm Modelling & Simulation by Chris Modelling & Simulation Processing VI 3:00 pm - 3:20 pm Modelling & Simulation by Chris Modelling & Simulation Processing VI 3:00 pm - 3:20 pm Modelling & Simulation by Chris Modelling & Simulation Processing VI 3:00 pm - 3:20 pm Modelling & Simulation Processing VI 3:00 pm - 3:20 pm Modelling & Simulation Processing VI 4:00 pm - 3:20 pm Modelling & Simulation Processing VI 4:00 pm - 3:20 pm Modelling & Simulation Processing VI 5:00 pm - 3:20 pm Mo			Carbide Wafers	process tolerances and assembly tolerances on	residual stress on the indentation response of
2:40 pm - 2:40 pm Modelling & Simulation by Chris Bailey Coffee/Tea Break (Grand Ballroom Foyer) Chair Chair Rosseanne Duca Gongyue Tang I3. Materials and Processing VI 3:00 pm - 4:20 pm HIR workshop (continued) IB.1 (P386) Characterization and Analysis of High Process or High Voltage Pewor Pevice Packages Fiftienery in Aqueous-Based Flux Cleaning Process or High Voltage Pewor Pevice Packages Ramalingam, Vegneswary, Morales, Leonardo Samson Nexperia Malaysis Sch Bbd IB.2 (P388) In-Package Relative Humidity Sensor with Multi-Width Interdigital Electrodes Towards Final Fin		2:20 pm - 2:30 pm Mobile by Bonson Chan	JoHyun; Ryu, DongSu; Park, DongJoo; Park,	Tschoban, Christian	Li, Jiao; Long, Xu
Chair Rosseanne Duca I.3. Materials and Processing VI I.3. Materials and Processing VI I.4. Packaging Technologies & Solutions III I.5. (P336) Characterization and Analysis of High Efficiency in Aqueous-Based Flux Cleaning Process for High Voltage Power Device Packages Samalingam, Vegneswary, Morales, Leonardo Samson Nexperia Malaysia Sdn Bhd I.6. (P193) Adhesive Fracture Analysis of Die with Multi-Width Interdigital Electrodes Towards Enhanced Sensitivity for Characterization of Packaging Encapsulation Materials 3:20 pm - 3:40 pm 3:20 pm - 3:40 pm	2:20pm - 2:40pm	2:30 pm - 2:40 pm Modelling & Simulation by Chris Bailey		Fraunhofer IZM, Germany	
Chair Rosseanne Duca I.3. Materials and Processing VI I.3. Materials and Processing VI I.4. Packaging Technologies & Solutions III I.5. (P336) Characterization and Analysis of High Efficiency in Aqueous-Based Flux Cleaning Process for High Voltage Power Device Packages Samalingam, Vegneswary, Morales, Leonardo Samson Nexperia Malaysia Sdn Bhd I.6. (P193) Adhesive Fracture Analysis of Die with Multi-Width Interdigital Electrodes Towards Enhanced Sensitivity for Characterization of Packaging Encapsulation Materials 3:20 pm - 3:40 pm 3:20 pm - 3:40 pm					
3:00pm - 4:20pm HIR workshop (continued) 13. Materials and Processing VI 14. Packaging Technologies & Solutions III 15.1 (P336) Characterization and Analysis of High Efficiency in Aqueous-Based Flux Cleaning Process for High Voltage Power Device Packages Ramalingam, Vegneswary; Morales, Leonardo Samson Nexperia Malaysia Sdn Bhd 15.2 (P338) In-Package Relative Humidity Sensor with Multi-Width Interdigital Electrodes Towards Enhanced Sensitivity for Characterization of Packaging Encapsulation Materials 3:20 pm - 3:30 pm 13. Materials and Processing VI 14. (P152) :Assessment of Delamination Risk During Sawing Process by Simulation Vahaya, Khairul Ikhsan; Kong, Chen Wei; Leung, Max 15.2 (P338) In-Package Relative Humidity Sensor with Multi-Width Interdigital Electrodes Towards Enhanced Sensitivity for Characterization of Packaging Encapsulation Materials 3:20 pm - 3:30 pm 15.1 (P356) Characterization and Analysis of High Efficiency in Aqueous-Based Flux Cleaning Process by Simulation Vahaya, Khairul Ikhsan; Kong, Chen Wei; Leung, Max 16.2 (P193) Adhesive Fracture Analysis of Die with Multi-Width Interdigital Electrodes Towards Enhanced Sensitivity for Characterization of Packaging Encapsulation Materials 25.0 pm - 3:40 pm 3:20 pm - 3:					
3:00 pm - 3:20 pm 3:00 pm - 3:30 pm 3:00 pm - 3:40 pm 3:00 pm - 3:		HIR workshop (continued)		I4. Packaging Technologies &	
3:00 pm - 3:20 pm 3:00 pm - 3:30 pm Integrated Power Electronics by Patrick McClusky 3:00 pm - 3:40 pm			Efficiency in Aqueous-Based Flux Cleaning		
Nexperia Malaysia Sdn Bhd Size pin - 3:20 pm - 3:30 pm Size pin - 3:40 pm Size pin - 3	2:00nm 2:00==		Ramalingam, Vegneswary; Morales, Leonardo		
3:20 pm - 3:30 pm Integrated Power Electronics by Patrick McClusky 3:20 pm - 3:40 pm 3:30 pm - 3:40 pm	3:00pm - 3:20pm	3:10 pm - 3:20 pm Supply Chain by Kitty Pearsall			
with Multi-Width Interdigital Electrodes Towards Enhanced Sensitivity for Characterization of Packaging Encapsulation Materials 3:20 pm - 3:40 pm 3:30 pm - 3:40 pm			respecto mataysia sun ona		
3:20 pm - 3:40 pm 3:20 pm - 3:40 pm 3:20 pm - 3:40 pm 3:30 pm - 3:4			with Multi-Width Interdigital Electrodes Towards		
Singapore Singapore		3:20 pm - 3:30 pm Integrated Power Electronics by Patrick McClusky		Zhao, Facheng; Yang, Kai; Cheng, Yu Seng	
Delft university of technology, Netherlands, The	3:20pm - 3:40pm	3:30 pm - 3:40 pm SIP & Module by Erik Jung			
			Delft university of technology, Netherlands, The		

4:00pm - 4:20pm I3.4 (P214) Wire loop characterization for wire sweep reduction Leone, Federico; Caglio, Carolina; Viviani, Fulvio; Villa, Riccardo STMicroelectronics, Italy	3:40pm - 4:00pm	3:40 pm - 3:50 pm Test by Fisher Zhang 3:50 pm - 4:00 pm HIR Workshop Wrap-Up by William Chen & Ravi Mahajan	I3.3 (P380) The path traversal method for the orientation information of fillers in composites Zhang, Xinfeng; Fan, Yiwen; Yang, Xuan; Xiang, Linyi; Xing, Guanying; Hu, Run; Luo, Xiaobing State Key Laboratory of Combustion, School of Energy and Power Engineering, Huazhong University of Science and Technology, Wuhan 430074, China.	i4.3 (P150) Crazing of photoimageable dielectric (PID) in Fan-Out Panel Level Packaging (FOPLP) Yu, Yeonseop; Lee, Sunguk; Jeon, Jongmyeong; Kim, Miyang Samsung, Korea	
	00pm - 4:20pm		sweep reduction Leone, Federico; Caglio, Carolina; Viviani, Fulvio; Villa, Riccardo		
	4:30pm - 5:00pm			room Foyer y and Lucky Draw	